Contribution
A novel low-power fully-pipelined digital modulator architecture was designed for high-speed applications.
The effects of non-idealities and glitch were analyzed in current-steering DACs.
Current calibration was used to achieve 14 bits of linearity at 5MHz signal bandwidth
The fastest D/A converter with 14-bits of dynamic range in CMOS was successfully implemented.