Proposed Architecture

• 4th-order modulator

• 6-bit output linearized using calibration

• Bandwidth = 5 MHz

• OSR = 12

• 0.5-mm CMOS single-poly triple-metal

• 2.5-V Power supply

• 50-ohm doubly-terminated load

Previous slide

Next slide

Back to first slide

View graphic version